HP 13255 PACKPLANE MODULE Manual Part No. 13255-91158 REVISED APR-26-78



**HP 13255** 

### PACKPLANE MODULE

Manual Part No. 13255-91158

REVISED

APR-26-78

#### NOTICE

The information contained in this document is subject to change without notice.

WEWLFTT-DACKARD MAKES NO WARRANTY OF ANY KIND WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Hewlett-Dackard shall not be liable for errors contained herein or for incidental or consequential damages in connection with the furnishing, performance, or use of this material.

This document contains promitetary information which is protected by convright. All rights are reserved. No part of this document may be photocopied or reproduced without the prior written consent of Hewlett-Packard Company.

CODVIIGHT C 1976 BY HEWLETT-PACKARD COMPANY

NOTF: This document is part of the 264YX DATA TERMINAL product series Technical Information Package (MP 13255).

### 1.0 INTRODUCTION.

This section contains design and application information for the Rackplane Module and establishes the rules for interfacing between the
various functional modules and the backplane (terminal data bus).
The backplane is a printed-circuit board mounted to the bottom of the
terminal base and contains a power supply connector and a number of
printed circuit edge connectors. In addition to providing nower to
the functional modules, it supplies the 4.915 MHz System Clock (SYS
CLK) and System Power On (PWR ON) signals, Data, address, and control
signals for communication between the various functional modules is
is also supplied by the Backplane Module. The bus is the primary data
path between the processor and memory, display and memory, and the
processor and peripherals (such as the keyboard, data comm, display,
printer, and the CTU). All communication on the bus occurs in a
serially shared mode, with each byte transfer being an independent
non-interruptable transaction.

### 2.0 OPERATING PARAMETERS.

A summary of operating parameters for the Backplane Module is contained in tables 1.0 through 3.2.

Size (T, x W x D) | Weight | Part +/-0.100 Inches 1 (Founds)1 Number Nomenclature : 02640-60153 | Backplane PCA (9 Slot) 6.3 x 5.3 x 0.8 0.56 02640-60002 | Backblage Extender PCA 5.3 x 3.7 x 0.6 0.38 (6 Slot) 9.8 x 5.3 x 0.8 n2640-60158 | Packplane PCA (15 Slot) 0.81 02645-60005 | Mainframe Assembly-2645 Number of Backplane Slots Required: NOT APPLICABLE

Table 1.0 Physical Parameters

Table 2.0 Reliability and Environmental Information

Table 3.0 Connector Information

Connector   and Pin No.		Signal   Description
1 J1 on 1 02640-60153 1 and 1 02640-60158		
Pins 1	+5V	}
-2	÷5V	
-3	CND	
-4	ตพก	
-5	÷12V	TO PUWER
-6	SYS CTIK	SUPPLY PCA
-7	-12V	
-R	PMS ON	
-9		I Not tised
-10	GND	'

Table 3.1 Connector Information

		vante 3.1		_
•	Connector	Signal		-
	and Pin No.		Description	i
	**********	=====================================	=====================================	ı
	1	)		1
	1	l		j
	J2 thru J10			1
	on l			1
	02640-60153			!
	1 10 45 146			!
1	J2 thru J16			!
				!
	1120417=60136			!
				ï
1	,			i
				i
(	Pins 1	+5 <b>V</b> I	+5 Volt Power Supply	i
(		l .		i
(	-2	GND I	Ground Common Return (Power and Signal)	i
1	1	l '		ı
1	-3	SYS CLK I	4.915 MHz System Clock	ı
	•			•
	-4	-12V	-12 Volt Power Supply	•
i	,   • <b>5</b>	ADDRO	Negative True, Address Bit O.	!
ì	97	A A CONTRACT	nedative ithe "dute22 bld n	1
1	-6	ADDR1	Negative True, Address Pit 1	:
ì	,		Medatias ifoel Mantega Life I	i
1	-7	ADDP2	Negative True, Address Bit ?	i
1	l			i
1	-8 I	ADDR3	Negative True, Address Pit 3	İ
(	•	· • • • • • • • • • • • • • • • • • • •		1
1	-9	ADDP4 I	Negative True, Address Bit 4	١
١				1
	-10	ADDR5 I	Negative True, Address Rit 5	ł
1	-11	1000	Namahina Mana - Balanca Min d	1
	•11 1	ADDR6	Negative True, Address Bit 6	!
1	, ,	•		•
,	 			-
•				-

Table 3.1 Connector Information (Cont'd.)

	Table 3.7 Connector Information (Cont d.)							
	I Connector	Signal	Signal					
	! and Pin No.		Description					
	======================================	22222222222						
	•							
	J2 thru J10							
	l on		!					
	1 02640-60153	<b>.</b> }	! !					
	J2 thru J16							
	on (	)	l					
	1 02640-6015P		!					
	1							
	İ		i					
			!					
	   Pins 12	APDP7						
	1		I reducive state admits as when					
	-13	APDR8	Negative True, Address Bit B					
	-14 i	ADDR9						
	· -/		l and active little, adoless with a					
	-15	ADDR10	Negative True, Address Rit 10					
	 	ADDR11						
		inikir						
	-17	ADDR12	Negative True, Address Rit 12					
	-18 I	ADDR13	Negative True, Address Rit 13					
	-19	ADDR14	Negative True, Address Rit 14					
1			1					
	-20	ADDR15	Negative True, Address Rit 15					
ļ	-21 I	<u> </u>	Negative True, Input Output/Memory					
1	)		t i i i i i i i i i i i i i i i i i i i					
- (	-22	GND	Ground Common Return (Power and Signal)					
- 1		, ,	 					
1			, 					

Table 3.1 Connector Information (Cont'd.)

		Table 3.1	Connector Information (Contid.)
1 and P	ector   in No.		Signal   Description
J? th	ru J10   ru J10   n   60153   fu J16		
1 02640-	50158         	! !	
P	ins A	GND	Ground Common Refurn (Power and Signal)
	-R	PULL	Negative True, Polled Interrupt I dentification Request
	-0	+12V	+12 Volt Power Supply
, <b>i</b>	-n	PWR ON	System Power On
	-E	PUS0	Negative True, Data Rus Pit 0
1	-F	RUS1	Negative True, Data Rus Rit 1
	-H	PU\$2	Negative True, Data Rus Pit ?
	-J	RUS3	Negative True, Data Rus Rit 3
•	-r	RUS4	Negative True, Data Bus Rit 4
!	-T, I	PUS5	Negative True, Data Rus Pit 5
	_M ;	PUS6	Negative True, Data Rus Rit 6

Table 3.1 Connector Information (Cont'd.)

		oungeror intolugatou (.out 0.)
1 Connector	l Signal	Signal
I and Pin No.	· - · -	Description
lessessesses	1	
1	1	/
1 12 45-11 140	7 4	
1 J? thru J10		<u>.</u>
1 On		<u>.</u>
1 02640-60153	!	•
		!
J2 thru J16		ļ.
on		<u> </u>
1 02640-6015R		
•		l.
•	•	
1	•	l
•	<b> </b>	la de la companya de
1	l	$oldsymbol{1}$
I Pins N	I PUS7	Negative True, Data Rus Rit 7
1		<b>!</b>
1 -P	WPITE (	Negative True, Write/Read Type Cvcle
1	·	l
I -P	I ATN2	Negative True, CTU and Polled Interrupt
•	<b>i</b> (	Pequest
-5	TTAW I	Negative True, Wait Control Line
		· •
-T	PRTOR IN	Rus Controller Priority In
•	1	
17-	PRIOP OUT	Rus Controller Priority Out
1		
1 -v	PROC ACTIVE	Negative True, Processor Active
•		(Controlling Rus)
		1
. w	PUSY	Negative True, Bus Currently Busy
		(Not Available)
		1
-x	RUN	allow Processor to Access Rus
1		-1104 LINCASON ON WCCE22 MR2
-7	REO	Namatina True Decuest (Due Data
	1 7EU 1	Negative True, Request (Bus Data   Currently Valid)
		Coticurta Aution
-7	ATN	Negative Thus Data Comm Internue Dagger
-/	, 414	Negative True, Data Comm Interrunt Request
1		
1		

Table 3.2 Connector Information

		Table 1.7		_
•				=
	Connector	Signal	Signal	!
	and Pin No.	Name	Description	!
	=========			!
-	117 on     02640-60158     Pins 1	+5 <b>V</b> .		1 1
	2	GND	To Power Sumply PCA	1
	3	+12		
	P1 on 02640-60153			
!	Pins 1	+5V	+5 Volt Power Supply	1
1	-2	+5 V	+5 Volt Power Supply	į
	-3	GND	Ground Common Return (Power and Signal)	i
	-4	SAS CTK	4.915 MHz System Clock	!
	-5	-12V	-12 Valt Power Supply	i
ļ	-5	ADDRO	Negative True, Address Rit O	!
,	<b>-7</b>	ADDR1	Negative True, Address Rit 1	
!	<b>-</b> ₽	ADDR2	Negative True, Address Bit 2	
	-9	ADDR3	Negative True, Address Pit 3	
	-10	ADDR4	Negative True, Address Bit 4	1
1	-11	ADDR5	Negative True, Address Bit 5	1
	 	 		 =

Table 3.2 Connector Information (Cont'd.)

Connector   and Pin No.	Signal Name	Signal   Description					
		:=   ==================================					
P1 on     2640-60153		 					
Pins 12	ADDR6	Negative True, Address Bit 6					
<b>-13</b> i	ADDR7	Negative True, Address Rit 7					
-14	ADDR8	Negative True, Address Rit R					
-15	ADDP9	Negative True, Address Bit 9					
-16	ADDR10	Negative True, Address Rit 10					
-17	aDDR11	Negative True, Address Bit 11					
-18	ADDR12	Negative True, Address Rit 12					
-19	ADDR13	Negative True, Address Pit 13					
-20	ADDRI4	Negative True, Address Bit 14					
-21	ADDR15	Negative True, Address Bit 15					
-72	1/0						
-23	CND	f Ground Common Return (Power and Signal)					
-24	เหว	Ground Common Return (Power and Signal)					
!		1					

Table 3.2 Connector Information (Cont'd.)

	TADIE 3.2	onnector Information (contid.)
Connector     and Pin No.	Signal   Name	Signal Description
P1 on	 	
Pins A	+5V	+5 Volt Power Supply
-R	GND I	Ground Common Return (Power and Signal)
-c	POLL	Negative True, Polled Interrupt Identification Peguest
-n	+12V	+1? Volt Power Supply
-F	PWR ON	System Power On
-F	RUSO	Negative True, Data Rus Rit O
-ч	PUS1	Negative True, Data Rus Rit 1
-J	RUS2	Negative True, Data Rus Rit 2
-ĸ	PUS3	Negative True, Data Rus Rit 3
-t. i	PUS4	Negative True, Data Rus Rit 4
-M	RUS5	Negative True, Data Rus Rit 5
	† -	
=======================================		

Table 3.2 Connector Information (Cont'd.)

	Table 3.2 Co	onnector intormation (Cont.d.)
I Connector	I Signal	::::::::::::::::::::::::::::::::::::::
I and Pin No.	• • • • • •	Description I
1	1	
ř .	i	
1 02640-60153		
1		
i	i	
i	Ĭ	
i		•
l Pins W	PUS6	Negative True, Data Rus Rit 6
1	1	
! -P	BUS7	Negative True, Data Rus Rit 7
· ·	1	l requeste singer both has have
, ! -P	WPITE	Negative True, Write/Read Type Cycle
1	4	l
-s	PTN2	Negative True, CTU and Polled Interrupt
		Request
i		1
I •T	WATT	
i		
-11	I PRYOP OUT	Pus Controller Printity Out
i		
-v	i +5V	+5 Volt Power Supply
1		
1 -W	PPOC ACTIVE	Negative True, Processor Active
i		(Controlling Rus)
i		
-x	PUSY	Negative True, Bus Currently Busy
1		'-INot Available)
i	i	
I -Y	I PUN I	Allow Processor to Access Rus
1		
-7	PEO	Negative True, Request (Rus Data
1	1	Currently Valid)
j	i i	
1 -14	I ATN	Megative True, Data Comm Interrupt Request
1	1	
I -RB	ו האם ו	Ground Common Peturn (Power and Signal)
•	1	
	1	
22222222222		

STGNALS

- FUNCTIONAL DESCRIPTION SIGNALS. Pefer to the schematic diagrams (figures 1, 2, and 3), typical memory module interface (figure 4), typical I/O module interface (figure 5), bus controller circuit (figure 6), bus controller states (figure 7), bus controller timing diagram (figure 8), and parts lists, (07640-60153, 02640-60002, 02640-60158, and 02645-60005) located in the appendix.
- 3.1 ADDRO through ADDRIS. These signals are defined as module address lines 0 through 15 and are used to define which module is being addressed, and which function (for an I/O module) or which hyte (for a memory module) within the addressed module is being addressed. Bit

assignments are as follows with ADDRO being the least significant bit.

MEMORY
ADDRESS
SIGNALS A15 A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0

I/O MODULE
ADDRESS - - - - M2 M1 M0 X4 X7 Y6 X5 M3 Y3 Y2 Y1 Y0

M's = I/O Module Select Code Rits X's = I/O Module Subfunction Stroke Bits A's = Memory Module Address Bits

- 3.7 BUSO through BUST. These signals are defined as data bus bits of through 7. BUSO is the least significant bit. All eight bits are bransferred without modification over the bus. There is no parity check or other verification.
- 3.3 SYS CLK. This signal is the 4.915 MHz System Clock used to synchronize bus operations. All bus control signals must be changed only on negative transitions of this clock. This is a 50 per cent duty cycle TTL signal.
- 3.4 I/O. This is the input output/memory signal and when low, indicates that address lines are to be interpreted as I/O module addresses and strobes. When high, it indicates that addresses are to be interpreted as memory references.

- 3.5 WRITE. When low, this signal indicates that the current bus cycle is a write or output operation (data going out of the processor, to the modules). When high, it indicates that a read or input operation is in progress (data going into the processor from the modules).
- PWR ON. System power On will be low for the first 50 milliseconds after power is turned on; then it goes high and remains high as long as power is on. The PWR ON line should be used to initialize any circuits whose beginning states are important. It can be oulled manually low with power still on by pressing the RESET TERMINAL, key on the keyboard. (PESET TERMINAL is a switch contact which pulls the line low for as long as the switch is depressed.) (Refer to module section 13255-91018 for the exact function of RESET TERMINAL key.)
- RIN. This signal can be used to halt the processor. When nulled low, it prevents the processor from accessing the hus again, thus keeping the processor in a waiting state. When the RIN line is released, the processor will resume running again. This line is not normally used, and is provided primarily for use with diagnostic and debugging aids to implement run/halt and processor single-cycle operations.
- 3.8 PROC ACTIVE. Processor Active indicates that the bus cycle currently in progress is being controlled by the processor. This line is not normally used, and is provided primarily for dehugging and diagnostic purposes to implement processor single-cycle and processor instruction flow monitoring; and so that a sampler module can monitor bus or erations and be able to distinguish processor transactions from display memory access (DMA) or other transactions.
- PRIOR IN. When high, the Priority In line indicates to a bus controller that no higher priority device is contending for control of the bus. When PRIOR IN is low, it indicates that a higher priority controller is attempting to get the bus.
- PRIOR OUT. The Priority Out line is used by a controller to signal other lower priority controllers that they must wait before attempting to take control of the bus. A low level indicates that the bus is not available. This signal is directly connected to PRIOP IN of the next lower priority module in a daisy-chain from module to module.
- 3.11 BUSY. When low, RUSY indicates to all other controllers that the bus is currently being controlled and is not available. This is the method by Which a low priority Controller maintains Control while a high pri-

ority controller is attempting to gain control. The priority chain is used to resolve which of the multiple controllers simultaneously contending for control will gain the control when the bus becomes not busy (bus is available).

- RFO. Request is the signal which indicates to the addressed module that the data on the bus is valid. Data being output by the processor is valid before RFO goes low, while it is low, and after it goes high. Therefore, REO may be used to clock a flin-flop on either rising or falling edges, or to enable a latch. If data is being read into the processor, REO is used to signal an addressed module to drive data onto the bus. When REO again goes high, data should immediately be removed from the bus. The processor will provide address and lata setup and hold time for data being sent to a module, but will sample the data lines only at the trailing (rising) edge of RFO when reading data from a module.
- WAIT. WATT may be pulled low by an addressed module to signal a controller that the module will be unable to respond to a 400 nanosecond RFO. WAIT causes the controller to hold REO low in increments of 200 nanoseconds until the addressed module releases WAIT, then PEO will go high at the next SYS CLK falling edge. An addressed module should release WAIT as soon as valid data is put on the bus, but just after a falling SYS CLK edge, so that the data will have at least 200 nanoseconds to settle before being sampled (at the end of RFO).
- 3.14 ATN. Attention (interrupt reduest), is used by a module to request service from the processor. After the processor has read the status of the interrupting module, the module should release the ATN line.
- 3.15 ATN2. ATN2 is similar to ATN, but causes the processor to trap to a different address. ATN2 is the preferred line to request service for a polling interrupt operation.

- that an identification cycle is coming up. After acknowledging an ATN2 interrupt request, the processor will pull POLL low to indicate that it wants to identify the source of the interrupt. Modules that have interrupts pending should monitor POLE. When POLE, I/O, and REO are low and WRITE is high, interrupting modules identify themselves by nulling a single bus data line low. The bit to be nulled must be decided by agreement between hardware and firmware, and should be imperable on hardware boards.
- 4.0 DC RUI.ES.
  - Bus signals are generally negative true logic levels. The exceptions are RUN, PWR ON, PRIOR IN, and PRIOR OUT. All bus lines with the ex-

ception of POLL and ATN? have 500-ohm pullup resistors installed on the Backplane PCA. All bus lines except PRIOR IN and PRIOR OUT are connected in parallel to all backplane edge connectors. PPIOR IN is pulled up with 500 ohms at the power supply end of the bus.

- 4.1 OFF THE BUS. No module may put more than two low-power Schottky input loads on any bus signal; modules needing more must buffer the signals. The only exception to this is PPINR IN as it will be loaded, at most, by only one module.
- 4.9. ONTO THE RUS. A hus driver must be capable of driving 28 low-power Schottky loads (14 slots x 2 loads per slot) blus the 500-ohm pullum resistor (which amounts to 22 milliamperes at 0.4 volts). The recommended driver is a 741,838, although Tri-State may be used.
- 5.0 TIMING PULES.
- 5.1 SYS CLK. The 4.915 MHz system clock synchronizes all bus transactions. Bus drivers will change control signals only on the falling edge of the clock. Responding devices are expected to reply immediately upon detecting their addresses, to allow sufficient time for the signals to settle before the next falling clock edge.

- printly in/printly nut. The rules for SYS CLK in section 5.1 above, must also be applied to the priority chain. The priority signal may have to ripple through many modules to reach the last one which might be bidding for the bus at the same time as the first module. The first module must be able to disable the last one by propagating the priority signal down the entire chain within 200 nanoseconds (plus the setup time of the last module). The results are not predictable if an attempt is made to the control of the bus at other than immediately (less than 50 nanoseconds) after a falling clock edge. Modules which are not controllers must tie PRTOR IN to PRTOR OUT in order to preserve the continuity of the chain.
- of WATT tells the controller that the REO state can be terminated at the next clock. In order for this to operate properly, data must be stable before the end of REO (implying that data is driven onto the bus 200 nanoseconds before the end of REO). In addition, WAIT should only be allowed to go high at a clock edge, and data should be valid and starting to drive the bus at the same time. Thus, data need not be valid and settled, but it must be valid and starting to drive the bus when WATT is released. This must occur immediately (less than 50 nanoseconds) after a clock edge in order to allow sufficient settling time for the data lines, which have more loading than the WATT line.
- ATN/ATN?. These lines are sampled asynchronously by the processor and have no particular setup requirements. However, for the sake of convention, it has been agreed that an interrupting module will release interrupt request as soon as the processor reads the status of the interrupting module and this must occur within 200 nanoseconds after the end of the status read.
- POLT. The POLL line is driven only by the processor and is programmed by the firmware. Typically, three instructions must be executed by the processor in order to perform the poll function. The first instruction causes POLL to be driven low, then an I/O read is performed to obtain

executed to reset POLU high. Therefore, there will be a minimum of 1.6 microseconds setup and hold time before and after the input instruction which does the parallel poll.

- proc active. This line also is driven only by the processor and the timing is the same as the timing used to drive ADDR, WRITE, T/O, and bus data lines (all these lines will have 200 nanoseconds setup before RFO and 200 nanoseconds of hold after RFO).
- RIN. RIN is sampled by the processor to determine whether to begin a bus bid state by its controller. If at the time the processor is ready to begin a bus cycle, the RIN line is low, it will cause a holdoff of the cycle until RIN goes high. When RUN goes high, the Bus Bid state will be entered at the next clock edge, and the bus cycle will then complete normally. Once begun, the cycle will complete. RIN prevents the processor from beginning backplane bus cycles, but cannot stop a cycle already in progress. It might be possible to use WAIT to hold a cycle in progress; but if it is a cycle accessing dynamic RAMs, it

could cause a refresh failure if the cycle is not allowed to complete

- BUSY. RUSY must be pulled low by a controller as soon as the Bus Bid state has been successful. This prevents other controllers from taking control while the bus is in use. BUSY should be released at the end of REO, so that other controllers can use the 200 nanosecond period after RFO to perform their hus bids. In this way, all clock periods can be utilized for data transfer and no time is lost performing purely control functions on the bus.
- 6.0 RULFS FOR STAVE MODULES.

at its natural speed.

6.1 MEMORY MODULES. Refer to figure 4. Typical Memory Module Interface (RK ROM). A memory module will usually contain a sizable continuous block of memory address space. The module will usually try to have its block

starting address lie on an address which is an integral multiple of the block size. For example, a board with AK bytes of storage could begin at 0, at AK, at 16K, at 24K, etc. This results in a board select de-

tector consisting of a 3-bit comparator between ADDP15, ADDR14, ADDR13, and the output of a 3-bit module address switch or jumper on the mod-

ule. This is ANDed together with I/O high and PEO low to select the module. The direction of transfer is indicated by WRITE, and the less

significant address lines (ADDR12 through ADDR0) select the addressed byte within the module.

- 6.1.1 If the module cannot operate with a 400-nanosecond REO, then it should utilize WAIT to force RFO to last as long as required, consistent with the rules for WAIT outlined in section 5.3. It is not necessary to use WAIT if the module is fast, nor is it necessary that WAIT be nulled the same length of time for reading as for writing. The individual module may take account of its own requirements.
  - If a module contains mixed speeds or types of memory, the various logical blocks should be considered logically separate units, with senarate address detectors and separate data drivers. Again, the module may put no more than two active loads on any bus line, and if multiple blocks are loading the same lines, it may be necessary to buffer some lines to comply with these rules.
- I/O. Refer to figure 5, Typical T/O Module Interface. I/O modules are addressed differently than memory modules. There are 16 module addresses coded into ADDR11, ADDR10, ADDR9, and ADDR4. Eight other address lines (ADDR8 through ADDR5 and ADDR3 through ADDR0), are driven by the processor and can be used for any purpose agreed upon consistently between the hardware and firmware. It is expected that these other lines (sometimes called "strohes") act as further address qualifiers or subfunction selectors, although it is not necessary to view them in that manner.

- four module address bits (ADDR11, ADDR10, ADDR9, and ADDR4), and then compare that with 1/0 low and RFO low. This establishes that the module is currently being addressed, and WPITE again establishes the direction of transfer.
- 6.2.2 There is no current provision for multiple modules to share the same module address (with 16 addresses and only '5 physical backplane slots it is unnecessary to share addresses). If it becomes desirable in the future, it should be considered as a special situation outside of the normal bus rules and handled very carefully.
- A module which wants to interrupt must null one or the other (ATN/ATN?) low. As soon as the processor interrogates status from the interrupting module, the module should assume that the processor is about to service the interrupt and it should release ATN/ATN? at that time. This is independent of the polling identification requirements for pollable interrupting modules. It is not necessary to release ATN/ATN? as a result of a polling operation. (Refer to section 5.4)
- 6.2.4 A pollable interrupting module which has an interrunt pending (requested but not yet acknowledged) may be nolled by the processor. The processor will buil POLL low, and shortly thereafter will perform an input operation at some module address which is unable to respond to an input (read from the display, for example). During this assende-input operation, a bollable module which has an interrupt pending, must buil down on one bus data line. The line which is pulled identifies the requesting module to the processor. Since there are eight data lines, up to eight modules may be handled by this method. By agreement, the

- 7.0 RULFS FOR BUS CONTROLLEP MODULES.
- 7.0.1 A bus controller requires provision for deriving all the timing and control signals used to transfer data between itself and a slave module, as well as resolving control conflicts between itself and other controller modules. At a minimum, this implies a bus control circuit (figure 6) including control, address, data drivers and/or data receivers. There are other possible bus control circuit designs, but the one shown is the simplest which is suitable for all purposes. All of the features of this circuit may not be needed in all cases. (Refer to section 7.0.4 for the bus controller states, bus controller state diagram (figure 7), and bus controller timing diagram (figure 8) for an explanation of state transitions.)
- 7.0.2 The bus controller circuit shown in figure 6 is suitable for the main processor in the system. This element has two requirements not placed on any other controller—they do the driving of PROC ACTIVE when that module is controlling the bus (driving address lines) and they respond to PUN to hold off transition from Talle to Rus Rid states.
- They must not drive PROC ACTIVE because this would prevent single-step processor cycles from operating predictably. It is not important for non-processor controllers to respond to RUN.
- 7.0.4 RUN and Start Cycle must be present at the same time as a SYS CLK edge, otherwise the cycle start request will be missed. If Start Cycle is a pulse, it may have to be latched (the latch can be cleared by the B flip-flop, which will be set when the bus has been obtained). If the module does not use RUN, and if Start Cycle is a pulse of longer duration that one period of SYS CLK, it is not necessary to latch Start Cycle.

Name seconomics	ABC	Signals Driven
InLF	000	•
BIIS BTD	100	PRTOP NUT
BIIS ORTAIN	110	PRTOR OUT, BUSO thru BUS7 (14 WRITE),
		ADDRO thru ADDR15, BIJSY,
		PROC ACTIVE (if main processor),
		WRITF (if write operation), T/O (if not memory operation)
RFONEST	111	Same as 110 above, plus REO
WAIT	011	ADDRO thru ADDRIS, RFO, RUSY,
		RUSO thru RUS7 (if WRITE), WRITE (if write
		operation), PROC ACTIVE (if main processor)
RFLEASE	001	aDDRO thru ADDRIS, BHSO thru BHS7 (if WRTTF)
		WRITE (if write operation), T/N (if not memory
		operation), PROC ACTIVE (if main processor)
IDLE	000	-

- 7.0.5 The priority chain gate between PPIOR IN and PRIOR OUT functions as a negative OR gate, whose output is low when either input is low. When PRIOR IN is low, the controller is prevented from obtaining the bus (if it is in the Rus Bid state) by the 3-input AND gate between the A and B flip-flops. The gignal must also be passed down the priority chain to other lower priority modules which might also be reguesting the terminal bus at the same time. (This is true whether this controller is active or not, and hence the gate to pass low PRIOR IN directly to a low PRIOR OUT.)
- 7.0.6 Slave modules are entitled to expect that data and address lines will be valid and stable before, during, and after RFO is low. They use RFO to gate their data onto the bus during a read cycle (implying that data


will be changing very shortly after REO changes). The rise times may be slow since all bus lines are open-collector. To prevent loss of the data, it must be latched up by the controller module. Thresholds may

varv, and the rise times of REO may be slow. Therefore, it is recom-

mended that another, faster version of REO be generated locally, in parallel with the version used to drive the bus. This fast version of

REO can be a totem pole driver having a fast rise time, and therefore,

will occur predictably before RFO on the bus has had a chance to disable the data drivers in the slave module. The drivers provide the required timing for control, address, and data lines. All address, data, I/O, and write signals should be present for longer than the control signals, in order to preserve the desired timing.



LANE PCA





Figure ?
Backplane Extender PCA (6 Slot) Schematic Diagram
APR-26-78 13255-91158






Figure 5
Typical Memory Module Interface Diagram
APR-26-78
13255-91158




Figure 6
Typical I/O Module interface Diagram APR-26-78 13255-9115P





Figure 7
Bus Controller Circuit Diagram
APR-26-78 13255-91158






Figure 9
Bus Controller Timing Diagram
APR-26-78 13255-91158

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
J1 J2 J3 J4	02640-60153 1251-3319 1251-1887 1251-1887 1251-1887 1251-1887	4 7 7 7 7 7	•	assembly, hackplane  convector 10-pin m post type  convector-pc foge 22-cont/ron 2-rons  convector-pc foge 22-cont/ron 2-rons  convector-pc foge 22-cont/ron 2-rons  convector-pc foge 22-cont/ron 2-rons	56480 56480 56480 56480 56480	02640-00153 1251-3310 1251-1887 1251-1887 1251-1887 1251-1887
Ja Jr Ja Je Jin	1251-1687 1251-1887 1251-1887 1251-1887 1251-1887	7 7 7 7		CONNECTOR-PC EDGE 22-CONT/ROW 2-ROWS CONNECTOR-PC EDGE 22-CONT/ROW 2-ROWS CONNECTOR-PC EDGE 22-CONT/ROW 2-ROWS CONNECTOR-PC EDGE 22-CONT/ROW 2-ROWS CONNECTOR-PC EDGE 22-CONT/ROW 2-ROWS	59480 59480 59480 59480	1251-1867 1251-1867 1251-1867 1251-1867 1251-1867
						·
				·		·

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
J11 J12 J13 J14 J15	1251-1847 1251-1847 1251-1847 1251-1847 1251-1887 1251-1887 1251-1887	7 7 7 7	•	BECAPLANE EIT.  CONNECTOR-PC EDGE 22-CUNT/RON 2-RORS CONNECTOR-PC FDGE 22-CUNT/RON 2-RORS CONNECTOR-PC EDGE 22-CUNT/RON 2-RORS CONNECTOR-FC EDGE 22-CUNT/RON 2-RORS CONNECTOR-FC EDGE 22-CUNT/RON 2-RORS CONNECTOR-FC EDGE 22-CUNT/RON 2-RORS CONNECTOR-FC EDGE 24-CUNT/ROR 2-RORS	\$8460 \$840 \$8460 \$8460 \$8460 \$8460	026=0=6.07 1251=1867 1251=1867 1251=1867 1251=1867 1251=1867 1251=3207
				•		
-						
						·

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
	02640-60158		1	ASSTWALT, MACKPLANT 15	36400	02640-60158
14 10 13 15 11	1251-3319 1251-1887 1251-1887 1251-1887 1251-1887	4 7 7 7	15	CONNECTOR 10-PIN M POST TYPE CONNECTOM-PT EDGE 22-CUMT/FOR 2-ROWS CONNECTOM-PC EDGE 22-COMT/FOR 2-ROWS CONNECTOM-PC EDGE 22-COMT/FOR 2-ROWS CONNECTOM-PC EDGE 22-COMT/FOR 2-ROWS	59480 59480 59480 59480	1251-3319 1251-1667 1251-1867 1251-1867 1251-1867
Je J7 Je J8	1251-1447 1251-1467 1251-1847 1251-1847 1251-1487	7 7 7 7	-	CONNECTOR-PC EDGE 22-CONT/ROM 2-WONS CONNECTOR-PC EDGE 22-CONT/ROM 2-ROMS CONNECTOR-PC EDGE 22-CONT/ROM 2-ROMS CONNECTOR-PC EDGE 22-CONT/ROM 2-ROMS CONNECTOR-PC EDGE 22-CONT/ROM 2-ROMS	58480 58480 56480 56480 56480	1251-1867 1251-1867 1251-1867 1251-1867 1251-1867
J11 J12 J13 J14 J15	1251-1867 1251-1887 1251-1887 1251-1887 1251-1887	7 7 7 7 7		CONNECTOR-PC EDGE 22-CONT/ROW 2-ROWS CONNECTOR-PC EDGE 22-CONT/ROW 2-ROWS CONNECTOR-PC EDGE 22-CONT/ROW 2-ROWS CONNECTOR-PC EDGE 22-CONT/ROW 2-ROWS CONNECTOR-PC EDGE 22-CUNT/ROW 2-ROWS	28480 28480 28480 28480	1251-1807 1251-1007 1251-1007 1251-1007 1251-1007
J16 J17	1251-1887 1251-3675	;	1	CONNECTOR FOR EDGE 22-CONTINDA 2-ROAS CONNECTOR 3-PIN M POST TYPE	56480 56480	1251+1887 1251+3675
41 42 85 84 85	1#10=0132 1#10=0132 1#10=0132 1#10=0132	0000	4	NETACREARLS REPINASIP (15-PINASPCG RETACREARLS REPINASIP (15-PINASPCG RETACREARLS REPINASIP (15-PINASPCG RETACREARLS REPINASIP (15-PINASPCG RETACREARLS REPINASIP (15-PINASPCG	91637 91637 91637 91637 91637	CSP09C=u7=501J CSP09C=07=501J CSP09C=07=501J CSP09C=07=501J CSP09C=07=501J
						**
			·	•		

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
	0403-0285 0403-0285 0403-0345 0570-0528 0570-0585 1390-0326	0 9 5	1 2 2 1	ASSEMPLY, MAINFRAME  RUMPER FOUT-ADM MTG 12.7-MM-AD  RUMPER FOUT-ADM MTG ,25-1%-AD  STUD, PESIX 5/18  LATCM, ADJ PARL	\$6~60 \$6~60 \$6~60 \$6~60	(2845-80005 0403-(485 0403-0345 0570-0524 0570-0585 1390-0328
	1390-0327 2190-0918 2360-0196 2360-0197 3050-0066	24120	1 4 4	LATCH, ADJ PANL ASSMER-LE MICL NO. 6 .141-IN-ID SCREN-VACH 6-12 .375-IN-LE 100 DEG SCREN-VACH 6-32 .375-IN-LE PAN-MD-PUZI MASMER-FL VILC NO. 6 .147-IN-ID	28480 28480 28480 28480	1300-1327 2100-1918 Chriff by Ceschipilon Carth by Ceschipilon 3050-1000
	3050-0228 3110-0100 3110-0101 62640-00010 62640-00025		? ! !	MASMER-FL WTLC NO. 6 .15e-IN-ID Minge, Right Minge, Left 31.Ppght Support, Minge	\$8480 \$8480 \$8480 \$8480	3:50-0226 3:10-0:00 3:10-0:00 3:10-0:01 02:40-0:00 02:40-00025
	02640-20019 02640-40001 02640-60158 02640-60203		1 1 1	DOUB, REAM STELL ASSEMBLY DOUBLE SUPPLY ASSEMBLY	28480 28480 28480	02640-613 02640-6136 02640-6136 02640-61203
,						
	·					
			į			
						*